IDEC Chip Design Contest

Closed-Loop Neural Interface Available Simultaneously Recording and Stimulation using Fast Convergence Stimulation Artifact Removal

Geunchang Seong¹, Jaeouk Cho¹, Hee Young Jung¹, Chul Kim^{*1}

¹Department of Bio and Brain Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea



Abstract

The closed-loop neural interface has serious issue that stimulation itself make huge artifacts (~mV) in recording system saturating amplifier, contaminating bio-signal (~ 50µV) and the post-analysis during disturbed period. Several stimulation artifact removal (SAR) techniques have trade-off between conversion time and algorithm accuracy. Here, we suggested closed-loop neural interface using fast convergence SAR algorithm while sustaining adequate removal accuracy. The amplifier-free ADC-direct 2nd-order continuous delta-sigma modulator recording stage is adopted to provide ~15µVrms input-referred integrated noise from 5Hz to 5kHz which is adequate to record bio-signal. It succeeds to record ~10mV signal about the size of stimulation artifact. The fast-convergence SAR module provides stable accuracy under versatile recording environment. The chip is designed using TSMC 65-nm CMOS process. The Chip is composed of 18 input channels, 2 SAR block, 1 stimulation channel and 2 CIC Filter for down-sampling. The Entire chip area is 1mm².

Design & Measurement

Biopotential Sensor Design

Each input channel has a dedicated 2nd-order Delta-Sigma Modulator (DSM) ADC-direct configuration [1]. Input is chopped at fch to segregate flicker noise from input signal band. A **1**bit quantizer compare integrated errors at fchop. Using output of quantizer (D) digital autoranging and prediction module controls the size of LSB of quantizer and predicts input signal (P). P is chopped and feedbacked to input side through a 12-bit Capacitive Digital to Analog **Convertor (CDAC).** Error signal re-enters to analog integrator and cycles feedback loop.

SAR module



Figure 2. SAR module block diagram

Signal Data Flow Input is predicted by recording stage and predicted signal (P)

Stimulation Artifact Removal Module Contaminated prediction signal (P) is DC-canceled and weighted averaged to generate artifact template based on



Figure 1. Recording stage block diagram

weighting factor (W). P is subtracted by template signal and produces recovered clean signal (R). By checking R, template accuracy check module determines the size of residue artifact and control W for next learning cycle. R will pass through CIC filter for downsampling and low pass filtering to make the final output.

is artifact removed (R). R passes CIC filter for the final output and enters feature extractor to determine target situation. Stimulation control signal (C) inform SAR module and stimulator the timing of stimulation.

****************** **FPGA** position position

Figure 4. Measurement setup

Measurement

Chip board is placed inside the handmade faraday box to prevent interference from outer noise. Right above shows PCB test bench. The left one shows FPGA connector part and the right one shows IC connector part. Each parts is on the opposite site of the PCB test bench. Fake stimulation artifact data is injected inside the chip using SPI module for the SAR test.

Result & Conclusion

Chip input referred noise is tested using low noise 1mVpp 316Hz sine wave

